
# arm




# Creating Formal Specifications of Real World Artifacts

**Alastair Reid** 

Arm Research
@alastair\_d\_reid

#### **Overview**



- 1. What's different about Real World Artifacts?
- 2. ARM's formal processor specifications
  - Three experiences
  - Lessons learned
- 3. Conclusions

"Trustworthy Specifications of the ARM v8-A and v8-M architecture," FMCAD 2016 "End to End Verification of ARM processors with ISA Formal," CAV 2016 "Who guards the guards? Formal Validation of ARM v8-M Specifications," OOPSLA 2017 https://alastairreid.github.io/papers/



### **ARM**

Designs processors

Designs architecture

Licenses architecture

16B processors / year

(also GPUs, IoT, ...)



#### **Real World Artifacts**

Linux Kernel, C compilers, ARM processors, TCP/IP, WiFi, etc.

- Multiple implementations, suppliers, versions, configurations
- Important: commercial, security, ...
- Long history, initial spec informal
- Formal spec not 100% welcome
- Backwards compatibility requirements
- Spec must include all quirks of recent versions of major implementations to be useful
- Conformance suites?



## **Current status of ARM specifications**

- Formal specifications of A, R and M-class processor classes exist
- Integrated into ARM's official processor specifications
- Maintained by ARM's architecture team
- Used by multiple teams within ARM
  - Formal validation of ARM processors using Bounded Model Checking
  - Development of test suites
  - Designing architecture extensions
  - ...
- Publicly released in machine readable form



"Trustworthy Specifications of the ARM v8-A and v8-M architecture," FMCAD 2016

# Creating trustworthy specifications



## The state of most processor specifications

Large (1000s of pages)

Broad (10+ years of implementations, multiple manufacturers)

Complex (exceptions, weak memory, ...)

Informal (mostly English prose)

Pseudocode (10000s of lines)

We are all just learning how to (retrospectively) formalize specifications



## **Unstructured English Prose (A-class spec)**

#### Concurrent modification and execution of instructions

The ARMv8 architecture limits the set of instructions that can be executed by one thread of execution as they are being modified by another thread of execution without requiring explicit synchronization.

Concurrent modification and execution of instructions can lead to the resulting instruction performing any behavior that can be achieved by executing any sequence of instructions that can be executed from the same Exception level, except where each of the instruction before modification and the instruction after modification is one of a B, BL, BRK, HVC, ISB, NOP, SMC, or SVC instruction.

For the B, BL, BRK, HVC, ISB, NOP, SMC, and SVC instructions the architecture guarantees that, after modification of the instruction, behavior is consistent with execution of either:

- The instruction originally fetched.
- A fetch of the modified instruction.

If one thread of execution changes a conditional branch instruction, such as B or BL, to another conditional instruction and the change affects both the condition field and the branch target, execution of the changed instruction by another thread of execution before the change is synchronized can lead to either:

- The old condition being associated with the new target address.
- The new condition being associated with the old target address.

These possibilities apply regardless of whether the condition, either before or after the change to the branch instruction, is the *always* condition.



## Semi-structured English prose (M-class spec)

#### $R_{JRJC}$

Exit from lockup is by any of the following:

- A Cold reset.
- A Warm reset.
- Entry to Debug state.
- Preemption by a higher priority exception.

#### R<sub>VGNW</sub>

Entry to lockup from an exception causes:

- Any Fault Status Registers associated with the exception to be updated.
- No update to the exception state, pending or active.
- The PC to be set to 0xEFFFFFE.
- EPSR.IT to be become UNKNOWN.

In addition, HFSR.FORCED is not set to 1.




## Tables - semistructured, not machine readable

Table B2-1 Encoding of the DMB and DSB option> parameter

Accesses		Shareability domain			
Before the barrier	After the barrier	Full system	Outer Shareable	Inner Shareable	Non-shareable
Reads and writes	Reads and writes	SY	OSH	ISH	NSH
Writes	Writes	ST	OSHST	ISHST	NSHST
Reads	Reads and writes	LD	OSHLD	ISHLD	NSHLD



## Registers - structured, machine-readable



#### N, bit [31]

Negative condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.N flag instead.

#### **Z**, bit [30]

Zero condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.Z flag instead.

#### **Pseudocode**

```
ADC{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
            0 0 0 0 1 0 1
                                        Rn
                                                    Rđ
                                                                          type 0
                                                                                       Rm
   cond
                                                               imm5
if Rd -- '1111' && S -- '1' then SEE SUBS PC, LR and related instructions;
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm5);
if ConditionPassed() then
   EncodingSpecificOperations();
   shifted = Shift(R[m], shift_t, shift_n, APSR.C);
   (result, carry, overflow) - AddWithCarry(R[n], shifted, APSR.C)
   if d -- 15 then // Can only occur for ARM encoding
       ALUWritePC(result): // setflags is always FALSE here
   else
       R[d] - result:
       if setflags then
           APSR.N - result<31>:
           APSR.Z = IsZeroBit(result);
           APSR.C - carry:
           APSR.V - overflow;
```



#### **Pseudocode**

```
Type Inference
ADC{S}<c> <Rd>,<Rn>,<Rm>{,<shift>}
                                                                                                              Unbounded Integers
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
             0 0 0 0 1 0 1
                                           Rn
                                                       Rd
                                                                                type 0
                                                                                             Rm
    cond
                                                                    imm5
                                                                                                            Enumerations
if Rd -- '1111' && S -- '1' then SEE SUBS PC, LR and related instructions;
d - UInt(Rd); n - UInt(Rn); m - UInt(Rm); setflags - (S -- '1');
(shift_t, shift_n) = DecodeImmShift(type, imm5);
                                                                                                                  Bit Vectors
if ConditionPassed() then
    EncodingSpecificOperations();
                                                                                                           Indentation-based Syntax
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) - AddWithCarry(R[n], shifted, APSR.C)
   if d -- 15 then // Can only occur for ARM encoding
                                                                                                           Dependent Types
        ALUWritePC(result); // setflags is always FALSE here
   else
        R[d] = result;
                                                                                                               Imperative
        if setflags then
            APSR.N - result<31>;
            APSR.Z = IsZeroBit(result); ←
                                                                                                              Exceptions
            APSR.C - carry:
            APSR.V - overflow;
```



### Status at the start

- No tools (parser, type checker)
- Incomplete (around 15% missing)
- "Document by comment"
- Many trivial errors (that confuse tools but not humans)
- Unexecuted, untested
- Scepticism that executing spec is
  - Possible
  - Desirable
  - Would compromise important aspects of specification



### **Architectural Conformance Suite**

### Processor architectural compliance sign-off

#### Large


- v8-A 11,000 test programs, > 2 billion instructions
- v8-M 3,500 test programs, > 250 million instructions

#### Thorough

• Tests dark corners of specification



## **Progress in testing Arm specification**






## Measuring architecture coverage of tests

Untested: op1\*op2 == -3.0, FPCR.RND=-Inf

```
bits(N) FPRSqrtStepFused(bits(N) op1, bits(N) op2)
TESTED
                                       assert N IN {32, 64};
TESTED
                                       bits(N) result;
TESTED
                                       op1 = FPNeg(op1); // per FMSUB/FMLS
TESTED
                                       (type1,sign1,value1) = FPUnpack(op1, FPCR);
TESTED
                                       (type2,sign2,value2) = FPUnpack(op2, FPCR);
TESTED
                                       (done,result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
TESTED
              TESTED
                            TESTED
                                       if !done then
TESTED
                                          inf1 = (type1 == FPType_Infinity);
TESTED
                                          inf2 = (type2 == FPType Infinity);
TESTED
                                          zero1 = (type1 == FPType Zero);
TESTED
                                          zero2 = (type2 == FPType Zero);
TESTED
              TESTED
                            TESTED
                                          if (inf1 && zero2) || (zero1 && inf2) then
TESTED
                                             result = FPOnePointFive('0');
                                          elsif inf1 || inf2 then
                                             result = FPInfinity(sign1 EOR sign2, N);
TESTED
                                          else
                                            // Fully fused multiply-add and halve
TESTED
                                             result value = (3.0 + (value1 * value2)) / 2.0;
                                            if result value == 0.0 then
TESTED
                            TESTED
                                               // Sign of exact zero result depends on rounding mode
                                               sign = if FPCRRounding() == FPRounding NEGINF then '1' else '0';
                                               result = FPZero(sign, N);
                                             else
                                               result = FPRound(result_value, FPCRRounding());
TESTED
                                       return result:
```



## Creating a Virtuous Cycle





## **Lessons (Part 1)**

- Specifications contain bugs
- Huge value in being able to run existing test suites
  - Need to balance against benefits of non-executable specs
- Find ways to provide direct benefit to other users of spec
  - They will do some of the testing/debugging for you
  - They will support getting your changes/spec adopted as master spec
  - Creates Virtuous Cycle




"End to End Verification of ARM processors with ISA Formal," CAV 2016

# Formal validation of processors



## Formal/Testing framework (deterministic specs)




Test vectors
Bounded model checker

• • •



## Formal/Testing framework (non-deterministic specs)





## Checking an instruction

## **ADD**



## Checking an instruction

CMP LDR ADD STR BNE

Context



## Specifying ADD

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 1 1 0 0 Rm Rn Rd
```

```
assign ADD_retiring = (pre.opcode & 16'b1111_1110_0000_0000)
== 16'b0001_1000_0000_0000;
assign ADD_result = pre.R[pre.opcode[8:6]] + pre.R[pre.opcode[5:3]];
assign ADD_Rd = pre.opcode[2:0];
```

assert property (@(posedge clk) disable iff (~reset\_n)

ADD\_retiring |-> (ADD\_result == post.R[ADD\_Rd]));





Monomorphize
Constant Propagation
Width Analysis
Exception Handling

• • •



### **Arm CPUs verified with ISA-Formal**

Cortex-A53 Cortex-R52 Cortex-M4

Next generation Cortex-A32 Cortex-M7

Cortex-A35 Cortex-M33

Cortex-A55 Next generation

Next generation **Cambridge Projects** 

#### Rolling out globally to other design centres

Sophia, France - Cortex-A75 (partial)

Austin, USA - TBA

Chandler, USA - TBA



## **Lessons Learned (part 2)**

- Very effective way to find bugs in implementations
- Very effective at finding bugs in spec
  - Try to find most of the bugs in your spec before you start
- Huge value in being able to use spec to validate implementations
  - Helps get formal spec adopted as part of official spec
  - Justifies investment in spec by implementors



# Formal validation of specifications



## One Specification to rule them all?

**Compliance Tests** 

Architecture Spec

**Processors** 

**Reference Simulator** 



## One Specification to rule them all?

#### Pro

- Authoritative
- Easier to maintain

#### Con

- No redundancy
- Extending specification is harder



## Creating a redundant specification

Where to get a list of redundant properties from?

How to formalise this list?

How to formally validate specification against properties?

(This may look familiar from formal specification of software)



#### Rule JRJC

Exit from lockup is by any of the following:

- A Cold reset.
- A Warm reset.
- Entry to Debug state.
- Preemption by a higher priority processor exception.



#### Rule R

State Change X is by any of the following:

- Event A
- Event B
- State Change C
- Event D



#### Rule R

State Change X is by any of the following:

- Event A
- Event B
- State Change C
- Event D

And cannot happen any other way



#### Rule R

State Change X is by any of the following:

- Event A
- Event B
- State Change C
- Event D

And cannot happen any other way

Rule R:  $X \rightarrow A \vee B \vee C \vee D$ 



Exit from lockup State Change X Fell(LockedUp) A Cold reset Called(TakeColdReset) Event A A Warm reset Called(TakeReset) **Event B** Entry to Debug state State Change C Rose(Halted) Preemption by a higher Called(ExceptionEntry) **Event D** priority processor exception



## "Eyeball Closeness"

#### Rule JRJC

Exit from lockup is by any of the following:

- A Cold reset.
- A Warm reset.
- Entry to Debug state.
- Preemption by a higher priority processor exception.

Fell(LockedUp) → Called(TakeColdReset)

- ∨ Called(TakeReset)
- ∨ Rose(Halted)
- ∨ Called(ExceptionEntry)



#### Rule VGNW

Entry to lockup from an exception causes

• Any Fault Status Registers associated with the exception to be updated.

Out of date
Misleading
Untestable
Ambiguous


- No update to the exception state, pending or active.
- The PC to be set to 0xEFFFFFE.
- EPSR.IT to become UNKNOWN.

In addition, HFSR.FORCED is not set to 1.



~10,000 lines

~1,000,000 lines





## Results (more in OOPSLA paper)

Most properties proved in under 100 seconds

Found 12 bugs in specification:

- debug, exceptions, system registers, security

Found bugs in English prose:

- ambiguous, imprecise, incorrect, ...



## **Lessons Learned (part 3)**

- Redundancy essential for detecting errors
- Need set of 'orthogonal' properties
  - Invariants
  - Security properties
  - Reachability properties
  - etc.
- Eyeball closeness



## **Creating Formal Specifications of Real World Artifacts**

Plan for adoption into official specs


Test your specification

Build a virtuous cycle

- What is "killer app" of your spec?

  Formally validation of implementations?
- Look for early adopters
- Ensure specifications have many uses Don't write spec in Coq/HOL/ACL2/...

Create redundant specifications





Thank You!

Danke!

Merci!

谢谢!

ありがとう!

Gracias!

Kiitos!

@alastair\_d\_reid

arm

"Trustworthy Specifications of the ARM v8-A and v8-M architecture," FMCAD 2016

"End to End Verification of ARM processors with ISA Formal," CAV 2016

"Who guards the guards? Formal Validation of ARM v8-M Specifications," OOPSLA 2017